Random Gates - Module
This YuSynth.net circuit contains three main parts : the clock input built with Q1, the pseudo random sequence generator built with Q2, U1 and U3; and the addressing and output stages built with U2 and Q3 to Q10.
The core of the module is the pseudo-random sequence generator
Status: In Progress
View Website